

**NONPROVISIONAL PATENT APPLICATION**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

JC772  
U.S.  
P.O. Box 19928  
Alexandria, Virginia 22320  
Telephone: (703) 836-6400  
Facsimile: (703) 836-2787

Attorney Docket No.: 107469

Date: September 27, 2000

**BOX PATENT APPLICATION**

**NONPROVISIONAL APPLICATION TRANSMITTAL  
RULE §1.53(b)**

Director of the U.S. Patent and Trademark Office  
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 C.F.R. §1.53(b) is the nonprovisional patent application

For (Title): CVD SYSTEM AND SUBSTRATE CLEANING METHOD  
By (Inventors): Kazuo ICHIKAWA, Hiroshi TANABE, Katsuhisa YUDA

- Formal drawings (Figs. 1-3; 3 sheets) are attached.
- A Declaration and Power of Attorney is filed herewith.
- An assignment of the invention to ANELVA CORPORATION, NEC CORPORATION is filed herewith.
- An Information Disclosure Statement is filed herewith.
- A statement to establish small entity status under 37 C.F.R. §§1.9 and 1.27 is filed herewith.
- A Preliminary Amendment is filed herewith.
- Please amend the specification by inserting before the first line the sentence --This nonprovisional application claims the benefit of U.S. Provisional Application No. \_\_\_\_\_, filed \_\_\_\_\_.--
- Priority of foreign application No. JP 11-274216 filed September 28, 1999 in Japan is claimed (35 U.S.C. §119).
- A certified copy of the above corresponding foreign application is filed herewith.
- The filing fee is calculated below:

JC772  
U.S.  
09/670877  
9/27/00  
PRO

CLAIMS IN THE APPLICATION AFTER ENTRY OF  
ANY PRELIMINARY AMENDMENT NOTED ABOVE

FOR:	NO. FILED	NO. EXTRA
BASIC FEE		
TOTAL CLAIMS	4 - 20	= 0*
INDEP CLAIMS	2 - 3	= 0*
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS PRESENTED		

\* If the difference is less than zero, enter "0".

SMALL ENTITY	
RATE	Fee
	\$ 345
x 9 =	\$
x 39 =	\$
+130 =	\$
TOTAL	\$

OTHER THAN A SMALL ENTITY	
OR	RATE
OR	\$ 690
OR	x 18 \$-----
OR	x 78 \$-----
OR	+260 \$-----
OR	TOTAL \$690

- Check No. 112312 in the amount of \$690.00 to cover the filing fee is attached. Except as otherwise noted herein, the Director is hereby authorized to charge any other fees that may be required to complete this filing, or to credit any overpayment, to Deposit Account No. 15-0461. Two duplicate copies of this sheet are attached.
- This application is entitled to small entity status. DO NOT charge large entity fees to our Deposit Account.

Respectfully submitted,



James A. Oliff  
Registration No. 27,075

Thomas J. Pardini  
Registration No. 30,411

### **Inventor Information**

Inventor One Given Name:: Kazuo  
Family Name:: ICHIKAWA  
Name Suffix::  
City of Residence:: Fuchu-shi  
State or Prov. of Residence:: Tokyo  
Country of Residence:: Japan  
Inventor Two Given Name:: Hiroshi  
Family Name:: TANABE  
Name Suffix::  
City of Residence::  
State or Prov. of Residence:: Tokyo  
Country of Residence:: Japan  
Inventor Three Given Name:: Katsuhisa  
Family Name:: YUDA  
Name Suffix::  
City of Residence::  
State or Prov. of Residence:: Tokyo  
Country of Residence:: Japan  
Inventor Four Given Name::  
Family Name::  
Name Suffix::  
City of Residence::  
State or Prov. of Residence::  
Country of Residence::  
Inventor Five Given Name ::  
Family Name::  
Name Suffix::  
City of Residence::  
State or Prov. of Residence::  
Country of Residence::

### **Correspondence Information**

Name Line One:: Oliff & Berridge PLC  
Address Line One:: P.O. Box 19928  
City:: Alexandria  
State or Province:: VA  
Postal or Zip Code:: 22320  
Telephone:: (703) 836-6400  
Fax:: (703) 836-2787  
Electronic Mail:: commcenter@oliff.com

### **Application Information**

Title Line One:: CVD SYSTEM AND SUBSTRATE CLEANING  
Title Line Two:: METHOD  
Title Line Three::  
Title Line Four::

Total Drawing Sheets:: 3  
Docket Number:: 107469

### **Continuity Information**

>This application is a::

Application One::

Filing Date::

Patent Number::

which is a::

>>Application Two::

Filing Date::

Patent Number::

### **Prior Foreign Applications**

Foreign Application One:: JP 11-274216  
Filing Date:: September 28, 1999  
Country:: Japan  
Priority Claimed:: yes  
Foreign Application Two::  
Filing Date::  
Country::  
Priority Claimed::  
Foreign Application Three::  
Filing Date::  
Country::  
Priority Claimed::

CVD SYSTEM AND SUBSTRATE CLEANING METHOD

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a chemical vapor deposition (CVD) system and a substrate cleaning method, more particularly, relates to a CVD system comprising a separate film deposition chamber and a plasma generation chamber, and being easily able to clean a substrate at a suitable timing, and a substrate cleaning method used for the system.

2. Description of the Related Art

As the process of depositing a film on a substrate with a relatively large area to produce thin film transistors used for a liquid crystal display etc., the method of forming a silicon-based film (amorphous silicon etc.) on a substrate, converting the silicon-based film to a polycrystalline silicon film by laser annealing, and forming a gate insulating film on the polycrystalline silicon film by plasma CVD etc. is known. Note that as the film deposition system used for the plasma CVD, there is a plasma isolation type system comprised of a separate film-deposition chamber and plasma generation chamber. In this system, the film deposition chamber and the plasma generation chamber are spatially separated. The two spaces are communicated through only radical introduction through holes. This system prevents the plasma from dispersing and contacting the substrate placed in the film-deposition chamber. In the plasma generation

chamber, radicals are generated by the plasma. Only the radicals are introduced through the through holes to the film-deposition chamber and strike the substrate.

In case of heating the silicon-based film by laser annealing as explained above and then forming a gate insulating film by the film deposition system, it has been known that a good interface can be obtained by reducing the amount of the impurity deposited on the surface of the silicon based film on which the gate insulating film is deposited. Therefore, as the method of forming the insulating film, there has been the method of H<sub>2</sub> plasma treatment as pre-treatment for forming the insulating film (for example, Japanese Unexamined Patent Publication (Kokai) No. 9-116166). Further, according to this method, the pre-treatment chamber for forming the insulating film is provided as a separate vacuum chamber independent from the film deposition chamber for depositing the insulating film.

The conventional method reduces the amount of impurity deposited on the surface on which the insulating film should be formed by use of the H<sub>2</sub> plasma treatment. Therefore, the conventional method poses the problem that the charged particles struck the interface and damaged the silicon of the active layer and therefore had a detrimental effect on the performance of the product. Further, since a system utilizing the H<sub>2</sub> plasma treatment needs another vacuum vessel different from the vacuum vessel for the film deposition, the system becomes larger and poses some problems such as a rise in the fabrication cost or an increase in time necessary for processing the substrate.

#### SUMMARY OF THE INVENTION

An object of the present invention is to provide a CVD system not requiring the provision of a special film deposition pre-treatment chamber and therefore reduced in size, shortened in substrate processing time, reduced in fabrication costs, reduced in damage to the active layer, and giving an excellent interface before forming the insulating film, and a substrate cleaning method used for the CVD system.

The CVD system and substrate cleaning method according to the present invention are comprised as follows to achieve the above object.

The CVD system of the present invention is predicated on a system having a plasma generation space divided from the film deposition space and is provided with a plasma generator having a plasma generation chamber separated from a film deposition chamber in which a substrate is arranged. Material gas is directly supplied in the film deposition chamber, and radicals in the plasma are introduced from the plasma generator through introduction holes. A thin film is deposited on the substrate in the film deposition chamber. Further, the CVD system is characterized in that the plasma generator is provided with a cleaning gas feeder. A cleaning gas is introduced through the cleaning gas feeder to produce plasma in the plasma generator and generate radicals, and the radicals are introduced through the introduction holes to the film deposition chamber to strike and thereby clean the substrate. Since a silicon-based film and the like is actually deposited on

the surface of the substrate in a preceding process, the surface of the film deposited on the substrate is processed by the radicals as required.

In the above configuration, the CVD system is originally a film deposition system configured as a plasma isolation type. By adding a cleaning gas feeder to the plasma generator, the feeder feeds the required gas into the system to generate plasma. In the system only the radicals in the plasma is taken out to the film deposition chamber through introduction holes provided in the plasma generator. The radicals clean the surface of the film deposited on the substrate. This system uses the plasma isolation type CVD film deposition system. Thereby it is possible to generate plasma for cleaning the substrate in the plasma generator, take out only the radicals to the film deposition chamber, and clean the surface of the film on the substrate.

A substrate cleaning method of the present invention is applied to the method comprising steps of depositing a silicon-based film on a substrate, converting the silicon-based film to a crystalline silicon film by laser annealing, depositing a gate insulating film on the crystalline film by a CVD system with separate film deposition chamber and plasma generation chamber. The substrate cleaning method comprises steps of generating plasma by use of a cleaning gas in the CVD system at a stage before depositing the gate insulating film, and emitting only the radicals in the plasma on the crystalline silicon film to clean its surface. This substrate cleaning method is carried out in the plasma isolation type CVD film deposition system and

can clean the surface of the film deposited on the substrate by just radicals.

In the above, the cleaning gas is preferably a gas selected from O<sub>2</sub>, H<sub>2</sub>, F<sub>2</sub>, N<sub>2</sub>, dilute gas, and halide gas, or a gas comprised of a suitable mixture of these gases.

According to the above configuration, in the film deposition system using the plasma isolation type CVD method, a mechanism for generating plasma, taking out radicals, and cleaning the surface of the substrate is added in order to clean the substrate using the radicals before film deposition. Accordingly, there is no longer a need to provide a special film deposition pre-treatment chamber. As a result, the system becomes smaller, the substrate processing time is reduced, the fabrication cost is reduced, and the surface of the substrate is cleaned by the radicals. So, the damage to the active layer can be reduced and a good interface can be obtained before forming the insulating film.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and features of the present invention will become clearer from the following description of the preferred embodiments given with reference to the accompanying drawings, in which:

FIG. 1 is a view of an overall system including a CVD system according to the present invention;

FIG. 2 is a view of an internal structure of an insulating film deposition system and peripheral systems; and

FIG. 3 is a view of a modification of the present invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will be explained next based on the attached drawings.

The first embodiment of the present invention will be explained next with reference to FIG. 1 and FIG. 2. In FIG. 1, reference numeral 20 indicates a laser annealing chamber, 30 a loading chamber, and 40 an insulating film deposition chamber. The laser annealing chamber 20 and the insulating film deposition chamber 40 are connected to the loading chamber 30 through gate valves 11a and 11b. Further, evacuation valves 12 are provided at these chambers. Further, an evacuation system (not shown) is connected to each of them. When depositing a film or performing other processes in the chambers, the insides of the chambers 20, 30, and 40 are evacuated by the evacuation system through the evacuation valves 12 and held in the required vacuum states (or reduced pressure states). Note that the loading chamber 30 has built into it a robot arm 30a for loading substrates as shown by the broken lines. The system shown in FIG. 1 is configured as a multi-chamber type system. Further, the system includes for example a silicon-based film deposition chamber. In this chamber, a silicon-based thin film is deposited on the surface of the substrate. In this example, the silicon-based thin film is for example an amorphous silicon film.

The substrate on which the silicon based (or amorphous silicon) film is deposited in the film deposition chamber is loaded into the laser annealing chamber 20. As the loading system, the

robot arm 30a in the loading chamber 30 is used. In the laser annealing chamber 20, a laser beam is emitted on the surface of the substrate on which the film is formed. The amorphous silicon film on the substrate is converted to a polycrystalline silicon film by the heat treatment due to the laser beam. Next, the substrate is loaded by the substrate loading robot arm 30a provided in the loading chamber 30 and loaded into the insulating film deposition chamber 40 through the gate valves 11a, 11b. The substrate loaded into the insulating film deposition chamber 40 is placed on the substrate holder arranged at the bottom. In the chambers 20 to 40 shown in FIG. 1, the characterizing portion is the structure of the insulating film deposition chamber 40 shown by a solid line.

The insulating film deposition chamber 40 is a system for forming a gate insulating film (for example, oxide film) on the polycrystalline silicon film on the substrate. The insulating film deposition chamber 40 is provided at the inside top with a plasma generator 14 with a built-in plasma generation chamber separated spatially from the film deposition chamber 13 and is configured as a plasma isolation type CVD film deposition system.

A more detailed structure of the insulating film deposition chamber 40 is shown in FIG. 2. A substrate holder 15 is provided at the bottom of the chamber vessel 40a. The chamber vessel 40a and the substrate holder 15 are connected to the ground. A substrate 16 is placed on the substrate holder 15. A plasma generator 14 is provided above the substrate holder 15. The plasma generator 14 is comprised of a conductive upper plate 17 and lower

plate 18 and a circumferential wall 19 made of an insulator. A plasma generation chamber 21 is formed inside. The plasma generation chamber 21 is connected to the film deposition chamber 13 outside the plasma generator 14 through a plurality of through holes 18a formed on the lower plate 18. A high frequency power supply 22 is connected to the upper plate 17. High frequency power is supplied to the upper plate 17. An insulator 24 is provided between the power feed line 23 and the chamber vessel 40. Further, the plasma generator 14 is provided with a first gas feeder 26 for feeding a film deposition gas to the plasma generation chamber 21 through the valve 25 and a second gas feeder 28 for feeding a cleaning gas to the plasma generation chamber 21 through the valve 27. As the film deposition gas, for example, NH<sub>3</sub>, N<sub>2</sub>, O<sub>2</sub>, H<sub>2</sub>, Ar, etc. is used. Further, as the cleaning gas, for example, NH<sub>3</sub>, ClF<sub>3</sub>, CF<sub>4</sub>, C<sub>2</sub>F<sub>6</sub>, H<sub>2</sub>, O<sub>2</sub>, N<sub>2</sub>, F<sub>2</sub>, Ar, SF<sub>6</sub>, etc. (dilute gas, halide gas, etc.) is used. On the other hand, the lower plate 18 is connected to the ground.

If the film deposition gas is introduced into the plasma generation chamber 21 by the first gas feeder 26 and the high frequency power is supplied from the high frequency power supply 22 to the upper plate 17, the plasma for generating the radicals used for forming the gate insulating film on the surface of the film on the substrate 16 is generated in the plasma generation chamber 21. Further, if the cleaning gas is introduced into the plasma generation chamber 21 by the second gas feeder 28 and high frequency power is supplied from the high frequency power supply 22 to the upper plate 17, plasma for generating radicals used for

cleaning the surface of the film on the substrate 16 is generated.

The lower plate 18 is formed to have a plurality of through holes having required diameters across the entire surface of the plate as explained earlier. These through holes 18a pass the radicals generated by the plasma produced in the plasma generation chamber 21 and allow them to diffuse into the film deposition chamber 13. These through holes 18a are set with diameters so that only the radicals can pass through them. Silicon-based material gas (for example, SiH<sub>4</sub>) is supplied from a material gas feeder 32 provided with a valve 31 to the lower plate 18. The material gas is introduced into the reserve space formed in the lower plate 18. Next, it is introduced into the film deposition chamber 13 through the plurality of diffusion holes 33.

The operations of the first gas feeder 26 and the second gas feeder 28 are controlled to be selectively executed. In this embodiment, first a cleaning gas is introduced, the surface of the film on the substrate 16 is cleaned, then the film deposition gas is introduced, and a gate insulating film is formed on the surface of the substrate 16.

That is, a substrate 16 with a film treated by laser annealing (polycrystalline silicon film) formed on its surface is placed on the substrate holder 15, then a cleaning gas is introduced into the plasma generation chamber 21 of the plasma generator 14 by the second gas feeder 28 and a high frequency power is supplied from the high frequency power supply 22 to the upper plate 17. Due to this, electric discharge is started at the plasma generation chamber 21 and plasma is generated. As a result, radicals are

generated in the plasma. The radicals move through the through holes 18a of the lower plate 18 to the film deposition chamber 13 and the surface of the film deposited on the substrate 16 is cleaned by the radicals. Due to this, it becomes possible to remove the impurities generated on the surface of the film on the substrate after laser annealing.

After the substrate cleaning process is ended and the predetermined conditions are met, the film deposition gas is introduced into the plasma generation chamber 21 of the plasma generator 14 by the first gas feeder 26 and high frequency power is supplied from the high frequency power supply 22 to the upper plate 17. Due to this, an electric discharge is started in the plasma generation chamber 21 and plasma is produced. As a result, radicals are generated in the plasma. The radicals move through the through holes 18a of the lower plate 18 to the film deposition chamber 13. On the other hand, along with the introduction of the radicals, the material gas is introduced into the film deposition chamber 13 from the material gas feeder 32 through the lower plate 18. In the film deposition chamber 13, the radicals and material gas react and as a result a gate insulating film is formed on the surface of the film deposited on the substrate 16.

The plasma isolation type CVD film deposition system according to the present invention preferably includes a vacuum system wherein a plurality of processing are carried out onto a substrate without vacuum breaking, as illustrated in the first embodiment.

According to the above embodiment, an amorphous silicon film

is formed in the silicon-based film deposition chamber (not shown) and the amorphous silicon film is converted to polycrystalline silicon film by laser annealing. Next, the substrate is loaded into the insulating film deposition chamber 40 without being exposed to the atmosphere. In the insulating film deposition chamber 40, immediately before forming the gate insulating film, plasma is generated by the plasma generator 14 using the cleaning gas and the surface of the film on the substrate 16 is cleaned by the radicals supplied. Due to this, it is possible to remove impurities caused by laser annealing on the surface of the film on the substrate 16. By just adding a mechanism for generating a cleaning plasma to the plasma generator in an insulating film deposition chamber comprised as a plasma isolation type CVD film deposition system, it is possible to clean the substrate by radicals, the system can be made smaller and less expensive, and the collisions of the charged particles on the surface of the substrate are reduced and the defect rate of the products can be reduced.

In the above first embodiment, a configuration where the laser annealing chamber 20, the loading chamber 30, and the insulating film-forming chamber 40 are formed integrally is illustrated, but as shown in FIG. 3, it is also possible to combine the loading chamber 30 and the insulating film deposition chamber 40 as a unit (a second embodiment). The configuration in the insulating film deposition chamber 40 is the same as that explained in the first embodiment.

While the invention has been described with reference to

specific embodiment chosen for purpose of illustration, it should be apparent that numerous modifications could be made thereto by those skilled in the art without departing from the basic concept and scope of the invention.

CLAIMS:

1. A CVD system provided with a plasma generator having a plasma generation chamber separated from a film deposition chamber in which a substrate is arranged, wherein a material gas is directly supplied into the film deposition chamber, radicals in the plasma are introduced into the film deposition chamber from the plasma generator through introduction holes, and a thin film is deposited on the substrate, said CVD system further comprising:

a cleaning gas feeder provided to said plasma generator, wherein a cleaning gas is introduced through said cleaning gas feeder to produce plasma in the plasma generator and generate radicals, and the radicals are introduced through said introduction holes to said film deposition chamber to strike the substrate and thereby clean the substrate.

2. A CVD system as set forth in claim 1, wherein said cleaning gas is a gas selected from O<sub>2</sub>, H<sub>2</sub>, F<sub>2</sub>, N<sub>2</sub>, dilute gas, and halide gas or a gas comprised of a suitable mixture of the plural gases.

3. A substrate cleaning method comprising:

depositing a silicon-based film on a substrate,  
converting the silicon-based film to a crystalline silicon film by laser annealing,  
depositing a gate insulating film on said crystalline film by a CVD system comprised of a separate film deposition chamber and plasma generation chamber,  
generating plasma by use of a cleaning gas in said CVD system

at a stage before forming the gate insulating film and emitting only the radicals in the plasma on the crystalline silicon film to clean its surface.

4. A substrate cleaning method as set forth in claim 3, wherein said cleaning gas is a gas selected from O<sub>2</sub>, H<sub>2</sub>, F<sub>2</sub>, N<sub>2</sub>, dilute gas, and halide gas or a gas comprised of a suitable mixture of the plural gases.

ABSTRACT OF THE DISCLOSURE

An insulating film deposition chamber 40 has a plasma generator 14 having a plasma generation chamber 21 separated from the film deposition chamber 13 in which the substrate is arranged. A material gas is directly supplied to the film deposition chamber, and radicals are introduced into the film deposition chamber from the plasma generator, and a thin film is deposited on the substrate. Further, a cleaning gas feeder is added to the plasma generator. A cleaning gas is introduced through the cleaning gas feeder to produce plasma at the plasma generator to generate radicals, and the radicals are introduced into the film deposition chamber and irradiate the substrate to clean it.

**FIG. 1**






FIG. 2



**FIG. 3**



**APPLICATION FOR UNITED STATES PATENT  
DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**CVD SYSTEM AND SUBSTRATE CLEANING METHOD**

described and claimed in the specification:

**Check one**

- \*a.  attached hereto.
- b.  filed on \_\_\_\_\_ as Application No. \_\_\_\_\_ and amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56. Under Title 35, U.S. Code §119, the priority benefits of the following foreign application(s) and/or United States provisional application(s) filed within one year prior to this application are hereby claimed:

Patent Application No. 11-274216 filed on September 28, 1999  
in Japan

The following application(s) for patent or inventor's certificate on this invention were filed in countries foreign to the United States of America either (a) more than one year prior to this application, or (b) before the filing date of the above-named foreign priority application(s) and/or United States provisional application(s):

NONE

I hereby appoint the following as my attorneys of record with full power of substitution and revocation to prosecute this application and to transact all business in the Patent Office:

James A. Oliff, Reg. No. 27,075; William P. Berridge, Reg. No. 30,024;  
Kirk M. Hudson, Reg. No. 27,562; Thomas J. Pardini, Reg. No. 30,411; and  
Edward P. Walker, Reg. No. 31,450.

ALL CORRESPONDENCE IN CONNECTION WITH THIS APPLICATION SHOULD BE SENT TO OLIFF & BERRIDGE, P.O. BOX 19928, ALEXANDRIA, VIRGINIA 22320, TELEPHONE (703) 836-6400.

I hereby declare that I have reviewed and understand the contents of this Declaration, and that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

1	Typewritten Full Name of Sole or First Inventor	Kazuo	Ichikawa
2	**Inventor's Signature	Given Name kazuo	Middle Initial I
3	**Date of Signature	September Month	13 Day
	Residence City	Tokyo State or Province	Japan Country
	Citizenship	Japan	
	Post Office Address (Insert complete mailing address, including country)	2-56-5, Yotsuya, Fuchu-shi, Tokyo 183-0035, Japan	

\*This form may be executed only when attached to the specification (including claims) at the end thereof if Box a. is checked.

\*\*Note to Inventor: Please sign name exactly as it appears above and insert actual date of signing.

IF THERE IS MORE THAN ONE INVENTOR USE PAGE 2 AND PLACE AN "X" HERE

PAGE 2 OF U.S.A. DECLARATION FORM  
 (Discard this page in a sole inventor application)

1	Typewritten Full Name of Second Joint Inventor (if any)	Hiroshi	Tanabe	
	Given Name	Middle Initial	Family Name	
2	**Inventor's Signature			
3	**Date of Signature			
	Month	Day	Year	
	Residence		Country	
	City	State or Province		
	Citizenship			
	Post Office Address (Insert complete mailing address, including country)			
1	Typewritten Full Name of Third Joint Inventor (if any)	Katsuhisa	Yuda	
	Given Name	Middle Initial	Family Name	
2	**Inventor's Signature			
3	**Date of Signature			
	Month	Day	Year	
	Residence		Country	
	City	State or Province		
	Citizenship			
	Post Office Address (Insert complete mailing address, including country)			
1	Typewritten Full Name of Fourth Joint Inventor (if any)	Given Name	Middle Initial	Family Name
2	**Inventor's Signature			
3	**Date of Signature			
	Month	Day	Year	
	Residence		Country	
	City	State or Province		
	Citizenship			
	Post Office Address (Insert complete mailing address, including country)			
1	Typewritten Full Name of Fifth Joint Inventor (if any)	Given Name	Middle Initial	Family Name
2	**Inventor's Signature			
3	**Date of Signature			
	Month	Day	Year	
	Residence		Country	
	City	State or Province		
	Citizenship			
	Post Office Address (Insert complete mailing address, including country)			

\*\*Note to Inventors: Please sign name exactly as it appears and insert the actual date of signing.

This form may be executed only when attached to the first page of the Declaration and Power of Attorney form of the application to which it pertains.